《現代體系結構上的UNIX系統：核心程式員的對稱多處理和緩存技術（修訂版）》——2.14 進一步的讀物

本節書摘來自異步社群《現代體系結構上的unix系統：核心程式員的對稱多處理和緩存技術（修訂版）》一書中的第2章，第2.14節，作者：【美】curt schimmel著，更多章節内容可以通路雲栖社群“異步社群”公衆号檢視

[1]　agarwal, a., hennessy, j., and horowita, m., “cache performance of operating system and multiprogramming workloads,” acm transactions on computer system, vol. 6, no. 4, november 1988, pp. 393-431.

[2]　agarwal, a., horowitz, m., and hennessy, j., “an analytical cache model,” acm transactions on computer system, vol. 7, no. 2, may 1989.

[3]　alexander, c., keshlear, w., cooper, f., and briggs, f., “cache memory performance in a unix environment,” sigarch news, vol. 14, no. 3, june 1986, pp.41-70.

[4]　alexandridis, n., design of microprocessor based systems, englewood cliffs, nj: prentice hall, 1993.

[5]　alpert, d., and flynn, m., “performance tradeoffs for microprocessor cache memories,” ieee micro, vol. 8, no. 4, august 1988, pp. 44-55.

[6]　cohen, e.i., king, g.m., and brady, j.t., “storage hierarchies,” ibm systems journal, vol. 28, no. 1, 1989, pp. 62-76.

[7]　cole, c.b., “advanced cache chips make the 32-bit microprocessors fly,” electronics, vol. 60, no. 13, june 11, 1988, pp. 78-9.

[8]　deville, y., “a low-cost usage-based replacement algorithm for cache memories,” computer architecture news, vol. 18, no. 4, december 1990, pp. 52-8.

[9]　duncombe, r.r., “the spur instruction unit: an on-chip instruction cache memory for a high performance vlst multiprocessor,” technical report ucb/csd 87/307, computer science division, university of california, berkeley, august 1986.

[10]　easton, m., and fagin, r., “cold start vs. warm start miss ratios,” communications of the acm, vol. 21, no. 10, october 1978, pp. 866-72.

[11]　gecsei, j. “determining hit ratios for multilevel hierarchies,” ibm journal of research and development, vol. 18, no. 4, july 1974, pp. 316-27.

[12]　goodman, j.r., “using cache memory to reduce processor-memory traffic,” proceedings of the 10th annual symposium on computer architecture, june 1983. pp. 124-31.

[13]　haikala, i.j., and kutvonen, p.h., “split cache organizations,” performance '84, 1984, pp. 459-72.

[14]　handy, j., the cache memory book, boston, ma: academic press, 1993.

[15]　higbie, l., “quick and easy cache performance analysis,” computer architecture news, vol. 18, no. 2, june 1990, pp. 33-44.

[16]　hill, m.d., “the case for direct-mapped caches,” ieee computer, vol. 21, no. 12, december 1988, pp. 25-41.

[17]　hill, m.d., and smith, a.j., “experimental evaluation of on-chip microprocessor cache memories,” proceedings of the 11th annual international symposium on computers architecture, june 1984, pp. 158-66.

[18]　hill, m.d., and smith, a.j., “evaluating associativity in cpu caches,” ieee transactions on computers, vol. 38, no. 12, december 1989, pp. 1612-30.

[19] jouppi, n.p., “cache write policies and performance,” proceedings of the 20th annual international symposium on computer architecture, may 1993, pp. 191-201.

[20]　laha, s., patel, j.h., and iyer, r.k., “accurate low-cost methods for performance evaluation of cache memory systems,” ieee transactions on computers, vol. 37, no. 11, november 1988, pp.1325-36.

[21]　lorin, h., introduction to computer architecture and organization, second edition, new york, ny: john wiley & sons, 1989.

[22]　mano, m.m., computer system architecture, third edition, englewood cliffs, nj: prentice hall, 1993.

[23]　przybylski, s.a., cache and memory hierarchy design: a performance-directed approach, san mateo, ca: morgan kaufmann publishers, 1990.

[24]　rao, g.s., “performance analysis of cache memories,” journal of the acm, vol. 25, no. 3, july 1978, pp. 378-95.

[25] short, r.t., and levy, h.m., “a simulation study of two-level caches,” proceedings of the 15th annual international symposium on computer architecture, june 1988, pp. 81-9.

[26]　smith, a.j., “a comparative study of set associative memory mapping algorithms and their use for cache and main memory,” ieee transactions on software engineering, vol. 4, no. 2, march 1978, pp. 121-30.

[27]　smith, a.j., “sequential program prefetching in memory hierarchies,” ieee computer, vol. 11, no. 12, december 1978, pp. 7-21.

[28]　smith, a.j., “cache memories,” acm computing surveys, vol. 14, no. 3, september 1982, pp.473-530.

[29]　smith, a.j., “cache evaluation and the impact of workload choice,” proceedings of the 12th annual international symposium on computer architecture, june 1985, pp. 64-73.

[30]　smith, a.j., “problems, directions, and issues in memory hierarchies,” proceedings of the 18th annual hawaii conference on system sciences, 1985, pp. 468-76.

[31] smith, a.j., “bibliography and readings on cpu cache memories and related topics,” computer architecture news, vol. 14, no. 1, january 1986, pp. 22-42.

[32]　smith, a.j., “design of cpu cache memories,” proceedings of the ieee tencon, august 1987, pp. 30.2.1-30.2.10.

[33] smith, a.j., “line (block) size choice for cpu cache memories,” ieee transactions on computers, vol. 36, no. 9, september 1987, pp. 1063-75.

[34]　stone, h.s., high performance computer architecture, third edition, reading, ma: addison-wesley, 1993.

[35]　strecker, w.d., “transient behavior of cache memories,” acm transactions on computer systems, vol. 1, no. 4, november 1983, pp. 281-93.

[36]　smith, j.e., and goodman, j.r., “a study of instruction cache organizations and replacement policies,” proceedings of the 10th annual international symposium on computer architecture, june 1983, pp. 64-73.

[37]　thiebaut, d.f., “on the fractal dimension of computer programs and its application to the prediction of the cache miss ratio,” ieee transactions on computers, vol. 38, no. 7, july 1989, pp. 1012-27.

[38]　thompson, j.g., “efficient analysis of caching systems,” technical report ucb/csd 87/374, computer science division, university of california, berkeley, october 1987.

[39]　thompson, j.g., and smith, a.j., “efficient (stack) algorithms for analysis of write-back and sector memories,” acm transactions on computer systems, vol. 7, no.1, february 1989, pp. 78-116.

[40]　welch, t.a., “memory hierarchy configuration analysis,” ieee transactions on computers, vol. c-27, no.5, may 1978, pp. 408-13.